A processor event or prediction may allow incorrect operations (or correct operations with incorrect data) to execute transiently, potentially exposing data over a covert channel.
The hardware designer can attempt to prevent transient execution from causing observable discrepancies in specific covert channels.
Processor designers may expose instructions or other architectural features that allow software to mitigate the effects of transient execution, but without disabling predictors. These features may also help to limit opportunities for data exposure.
Processor designers may expose registers (for example, control registers or model-specific registers) that allow privileged and/or user software to disable specific predictors or other hardware features that can cause confidential data to be exposed during transient execution.
Processor designers, system software vendors, or other agents may choose to restrict the ability of unprivileged software to access to high-resolution timers that are commonly used to monitor covert channels.
Isolate sandboxes or managed runtimes in separate address spaces (separate processes). For examples, see [REF-1421].
Our security experts can help you identify and remediate CWE-1420 vulnerabilities in your codebase.
Get Security Assessment